In this work, we explore the effects of the number of fins and fin structure on the device DC, dynamic behaviors, and random-dopant-induced characteristic fluctuations of multifin field-effect transistor (FET) circuits. Multifin FETs with different fin aspect ratios [AR fin height (H fin )/fin width (W fin )] and a fixed channel volume are simulated in a three-dimensional device simulation and the simulation results are experimentally validated. The multi-fin FinFET (AR ¼ 2) has better channel controllability than the multifin trigate (AR ¼ 1) and multi-fin quasi-planar (AR ¼ 0:5) FETs. A six-transistor (6T) static random access memory (SRAM) using multi-fin FinFETs also provides the largest static noise margin because it supports the highest transconductance in FinFETs. Although FinFETs have a large effective device width and driving current, their large gate capacitance limits gate delay. The transient characteristics of an inverter with multi-fin transistors are further examined, and compared with those of an inverter with single-fin transistors. The multi-fin inverter has a shorter delay because it is dominated by the driving current of the transistor. With respect to random-dopant-induced fluctuations, the multifin FinFET suppresses not only the surface potential but also its variation because it has a more uniform surface potential than the multifin trigate and quasi-planar FET, and so the effects of random dopants on the circuits are attenuated. The results of this study provide insight into the DC, and circuit characteristics of multifin transistors and associated random dopant fluctuations. #
Introduction
When the gate length of a bulk metal-oxide-semiconductor field-effect transistor (MOSFET) decreases below 32 nm, the performance of the device is degraded by serious shortchannel effects (SCEs). This problem has complicated technological ramifications in the semiconductor industry. 1) Therefore, diverse approaches to enhancing device performance have been proposed, such as the use of strain silicon, 2) high-/metal gate materials, 3) and MOSFETs with vertical channels. [4] [5] [6] [7] [8] Among these promising approaches, vertical channels have attracted much attention because of their many interesting characteristics. [9] [10] [11] [12] Various studies of devices with multigate structures have been published. 13) We presume that multigate devices with multifins will further enhance driving capability. However, no DC characteristic simulation 14) of multi-gate and multi-fin devices has yet been comprehensively performed; moreover, studies of the behavior and random-dopant-induced fluctuation of their circuits are still lacking.
In this work, a coupled device-circuit simulation [15] [16] [17] [18] is performed to study the device and circuit characteristics of single-and multi-fin devices with fins of different shapes (FinFET, trigate, and quasi-planar MOSFETs). The estimated electrical characteristics include threshold voltage (V th ), gate capacitance (C g ), the delay time of the inverter, and the static noise margin (SNM) of a six-transistor (6T) static random access memory (SRAM). Random-dopantinduced fluctuations in the aforementioned characteristics are further discussed with respect to the different ARs. The results of this study indicate that structures with multifins and a large AR may exhibit excellent characteristics and fluctuation suppression. The accuracy of the three-dimensional (3D) quantum drift-diffusion device simulation performed was experimentally verified. 18) This article is organized as follows. In §2, we describe the devices and circuits of interest, and the simulation settings.
In §3, we present their DC and dynamic characteristics, including their variations. Finally, In §4, we present the conclusions drawn in this study and suggest future works.
Multigate and Multifin Devices and Circuits
As shown in Fig. 1(a) , 16-nm-gate triple-fin silicon-oninsulator (SOI) FETs are examined. Figure 1(b) shows a cross-sectional view of the devices with different ARs, and Fig. 1(c) shows the tested 6T SRAM and inverter circuit with the adopted triple-fin devices. Table I shows a summary of the specifications of the devices. The physical channel length is assumed to equal the effective channel length, and the thickness of the sidewall spacer thickness is neglected. For fair comparison, the cross-sectional area of the silicon fins in the devices of interest is fixed at 128 nm 2 . Additionally, the threshold voltages of the 32-nm-gate devices are initially calibrated to 200 mV for the V th rolloff characteristics. The similarity among cross-sectional areas and V th values ensure that the control volumes of the device channels are the same under the same operating conditions. To study random-dopant-induced fluctuations, dopants are generated randomly with AR ¼ 2, as shown in In estimating circuit characteristics, since no well-established compact model of nanoscale devices is available, a coupled device-circuit simulation is adopted to capture the random-dopant-position-induced fluctuation. 9, [15] [16] [17] The nodal equations of the tested SRAM and inverter are formulated (by applying the current and voltage conserva-tion laws, Kirchhoff's current law and Kirchhoff's voltage law) and then directly coupled to the device transport equations (in the form of a large matrix that contains both circuit and device equations), which are solved simultaneously to obtain the circuit characteristics. The device characteristics, such as potential and current density, obtained by the 3D device simulation are utilized in the circuit simulation using circuit nodal equations. The effects of discrete dopants in the transistor on circuit characteristics are thus appropriately estimated. The physical models adopted in the 3D device transport equations were calibrated for the fabricated and measured samples to maximize accuracy.
18)

Results and Discussion
Figures 3(a) and 3(b) show plots of the V th roll-off characteristics for single-and triple-fin MOSFETs at different ARs, with the gate length scaled from 32 to 16 nm. The results of this study reveal that the triple-fin FinFET with AR ¼ 2 is less sensitive to the scaling of the gate length because it has a larger effective device width [
where n is the number of fins. Effective device width increases with the number or height of fins. Hence, a moderate V th roll-off of FinFETs exhibits excellent channel controllability and high resistance to intrinsic parameter variations. (Color online) Generated discrete models of FinFET, which follow a Gaussian distribution and range from 0 to 9, with an average of value is 3. Similarly, we also have models of the trigate and quasi-planar FETs.
triple-fin FinFET is 3.7 times that of the triple-fin quasiplanar device. The large C g of the triple-fin transistor with a high AR enhances charge control; nevertheless, the increased C g affects the operational speed of the transistors. In the trade-off between I on and C g , the intrinsic gate delay of the transistor ( ¼ C g V DD =I on ) is calculated, as shown in Fig. 4(b) . The results show that a single-fin FinFET has a 1.1 and 2.5 times smaller than those of the trigate FET and quasi-planar FET, respectively, because of its smaller C g . capacitance of the triple-fin transistor is larger than that of the single-fin transistor, it provides a smaller transition delay because the increase in drive current is larger. Figure 6 shows a comparison of the single-fin and triple-fin FinFETs for AR ¼ 0:5, 1, and 2 in terms of the fan-out of 4 (FO4) inverter delay. For the single-fin transistor, as shown in Fig. 6(a) , delay time decreases substantially as AR is increased. Increasing the number of fins and AR enhances driving ability; allowing delay time to be further reduced, as shown in Fig. 6(b) . The delay time of the triple-fin FinFET inverter is about 1.4 times smaller than that of the single-fin FinFET inverter, for example. Figure 7 shows the random-dopant-induced threshold voltage fluctuation (V th ), and the gate capacitance fluctuation (C g ) of the studied triple-fin devices. V th is derived as
where W dm denotes the maximum depletion width, N a denotes the background doping concentration, L and W are the gate length and width, respectively, and C ox is the oxide capacitance. 19) Because V th is proportional to depletion width, the V th of p-FET is lower than that of n-FET because the depletion depth is small. The V th values of n-and ptype FinFETs are 1.5 and 1.9 times, respectively, smaller than that of quasi-planar structures, as shown in Fig. 7(a) , suggesting that, for the same channel volume, FinFET has a more uniform surface potential. The C g of triple-fin FinFETs is slightly higher than triple-fin trigate and quasiplanar MOSFETs because their gate area is larger, as shown in Fig. 7(b) ; the inset in Fig. 7(b) shows a plot of the normalized on-state current fluctuation (I on =I on Â 100%). Although the C g of the triple-fin FinFETs is slightly higher than triple-fin trigate and quasi-planar MOSFETs, the large on-state current reduces the of triple-fin FinFETs, as shown in Fig. 8(a) . Figure 8(b) shows the t HL and t LH of triple-fin device inverters. t HL and t LH are dominated by n-FET and p-FET, respectively. Thus, t HL exceeds t LH because n-FETs have a large V th . Figure 9 (a) shows a plot of the SNM of the triple-fin device SRAM cells, where cell ratio and pull-up ratio are assumed to be unity in this determination. The relation between the device transconductance and SNM of SRAM could be expressed as
where I nx is the saturation drain current of the driver transistor of SRAM and I ax is the saturation drain current of the access transistor. 20) The calculated transconductances for AR ¼ 0:5, 1, and 2 are 0.0284, 0.0536, and 0.0752 mA/V, respectively. Consequently, among the explored three structures, FinFET has the largest SNM owing to its having the largest transconductance, as shown in Fig. 9(a) . Triple-fin FinFETs have the smallest SNM because they have the smallest V th . The table inset in Fig. 9(b) shows the normalized SNM .
Conclusions
The DC characteristics and dynamic behavior of multigate and multifin devices and circuits with different ARs, including random-dopant-induced fluctuations were simulated. Increasing the number of fins and AR improves device performance by suppressing SCE and moderately enhancing the current drive. The multi-fin FinFET has better SCE, driving current, timing characteristic, SNM, and fluctuation resistivity than the trigate FET and quasi-planar FET. We are currently studying the optimal number of channel fins and optimal pinch distance for manufacturing multi-fin FinFETs. The parasitic capacitances of these devices are crucial for advanced multigate and multifin transistor design. We note that devices with intrinsic channels could suppress random-dopant-induced characteristic fluctuation, and that the selection of a metal gate material with an appropriate work function is promising for adjusting threshold voltage. However, completely intrinsic channels may encounter a pronounced short-channel effect, such as punch-through, and additional processes are required to integrate a selected metal gate material. With this consideration, the use of a device with doped channels is still one of the potential solutions to adjusting threshold voltage. 21, 22) Thus, the adopted channel doping concentration in this work is empirically assumed to be 1:48 Â 10 18 cm À3 to evaluate the effect of random channel doping on the characteristics of the SOI-based FinFET and tri-gate and quasi-planar structures. Nevertheless, we presume that more studies on choosing metal gate materials and optimizing channel doping are necessary for the further scaling of devices. 
